Master’s or PhD in Computer Science, Electrical/Computer Engineering, or related field (or equivalent experience) 5+ years industry experience with SystemC modeling and simulation Deep understanding of modeling tradeoffs at various abstraction levels Hands-on experience with Synopsys, Cadence or Siemens tools for modeling, HLS and simulation Knowledge of Verilog or VHDL (Bonus) Experience with Formal Verification techniques