Senior Verification Engineer - RF / DSP
New
Remote PolandContractSenior
Salary not disclosed
Apply NowOpens the employer's application page
Job Details
- Required Skills
- PythonGitMatlabCI/CD
Requirements
- UVM
- Class-based verification
- DSP / RF verification (FFT, FIR, channelizer)
- Python scripting
- Git
- CI/CD
- Adaptive SoC verification flows
- Vivado / Vitis
- MATLAB (preferred)
Responsibilities
- Verify DSP / RF signal-chain designs
- Develop UVM-based testbenches
- Validate FFT, FIR, and channelizer algorithms
- Integrate VIP and support regression testing
- Work within CI/CD environments
View Full Description & ApplyYou'll be redirected to the employer's site
